
Statistical Reliability Horizon (σ-Level)
Reliability Sigma Level (σ)
Rewrite Cycles
Unprotected Baseline
+1 nm ALD Barrier
Monolithic Hardened
Quad Superlattice
6σ Benchmark Threshold
5σ Benchmark Threshold
3σ Baseline Threshold
Full JANUS Die Yield (3.93M Switches, No Redundancy)
Processor Die Functional Yield (%)
Rewrite Cycles
Monolithic at 100M:
37.4% Raw Yield
(~1 fail in 3.93M cells)
Unprotected Baseline
+1 nm ALD Barrier
Monolithic Hardened
Quad Superlattice
100M Target
99% Yield Target (Zero Defect Die)